INTRODUCTION
On-Chip electrostatic discharge (ESD) protection circuits have to be added between the input/output (I/O) pad and VDD/VSS to provide the desired ESD robustness in CMOS integrated circuits (ICs) [1] . The typical design of on-chip ESD protection circuits in a CMOS IC is illustrated in Fig. 1 . The pMOS and nMOS are used as on-chip ESD protection devices for input and output pads. To avoid the unexpected ESD damage in the internal circuits of CMOS ICs [2] , the turn-on-efficient power-rail ESD clamp circuit must be placed between VDD and VSS power lines [3] . ESD stresses on an I/O pad have four pin-combination modes: positive-to-VSS (PS-mode), negative-to-VSS (NS-mode), positive-to-VDD (PD-mode), and negative-to-VDD (ND-mode). ESD current at the I/O pad under the PS-mode ESD stress can be discharged through the parasitic diode of pMOS and the VDD-to-VSS ESD clamp circuit to ground. However, due to the parasitic resistance and capacitance along the VDD and VSS power lines, ESD protection efficiency is dependent on the pin location in a chip [3] .
In the traditional I/O cells, double guard rings have been often inserted between input (or output) pMOS and nMOS devices to avoid the latchup issue, as shown in Fig. 2 . For CMOS IC applications, SCR can be a great candidate for onchip ESD protection due to its highest ESD robustness, smallest layout area, and excellent clamping capabilities (low holding voltage and small turn-on resistance), which can provide efficient ESD protection to the ultra-thin gate oxide in nanoscale CMOS process [4] . However, SCR device was susceptible to latchup danger under normal circuit operating condition [5] . With the scaled-down device dimension in nanoscale CMOS technology, the power supply voltage is also scaled down to meet the circuit requirement and gateoxide reliability. The maximum supply voltage is only 1.2V in a 130-nm CMOS technology. If the holding voltage of SCR device is greater than the power supply voltage, latchup issue will not occur in such nanoscale CMOS process.
In this paper, SCR is used as VDD-to-VSS ESD clamp device within each I/O cell in a 130-nm CMOS process without latchup issue. Two new embedded SCR structures are proposed to replace the double guard rings in the traditional I/O cells. The turn-on speed of embedded SCR structures is enhanced to quickly discharge ESD current by substrate-triggered technique [6] . 
II. EMBEDDED SCR STRUCTURES IN I/O CELLS
If the holding voltage of parasitic SCR is greater than the maximum voltage level of circuit operation, the double guard rings surrounding the input (or output) pMOS and nMOS devices in the I/O cells can be removed. Thus, the parasitic SCR structure between input (or output) pMOS and nMOS devices can be used as power-rail ESD clamp device in each I/O cell. The layout view and device structures of new proposed I/O cell with embedded SCR structure I are shown in Figs. 3 (a) and (b) , respectively. Keeping the single guard ring in the I/O cell, the anode and cathode of embedded SCR structure I are formed by inserting the extra p+ diffusion in n-well and the extra n+ diffusion in p-well, respectively. The p+ diffusion inserted half in n-well and half in p-well is connected out as substrate-triggered node. When a trigger current is applied into this trigger node, SCR will be triggered into its latching state quickly through the positive feedback regeneration mechanism [7] . The layout area of the I/O cell can be further reduced by the new proposed I/O cell with embedded SCR structure II, as shown in Fig. 4 . Without the double guard rings, the anode and cathode of embedded SCR structure II are directly formed by the source of input (or output) pMOS and the source of nMOS, respectively. The poly gate in the layout view has a close-loop ring to increase the anode and cathode areas of embedded SCR structure II. The new proposed whole-chip ESD protection scheme with embedded SCR structure as power-rail ESD clamp device in each I/O cell is shown in Fig. 5 . The substratetriggered technique can be realized by the RC-based ESD detection circuit [6] . With the embedded SCR structure in each I/O cell, the whole-chip ESD protection efficiency is not degraded by the different pin locations in the chip. This will be more valuable for system-on-a-chip (SOC) applications with hundreds of I/O pins. 
A. DC I-V Characteristics
The 
B. TLP I-V Characteristics
The TLP-measured (transmission line pulsing system, TLP) I-V characteristics of the I/O cells with embedded SCR structures under positive VDD-to-VSS ESD stress with or without ESD detection circuit are shown in Fig. 7(a) . The enlarged view around the switching point for I/O cells with ESD detection circuit is shown in Fig. 7(b) . The switching voltages of embedded SCR structures I and II can be reduced to only 2.7V and 1.74V, respectively, by the ESD detection circuit without involving the avalanche junction breakdown mechanism. Therefore, the switching voltage of embedded SCR structure can be significantly reduced by substratetriggered technique to ensure effective ESD protection. The second breakdown current (It2) per micron of embedded SCR structure is as high as ~100mA/µm, without using the silicide-blocking process modification. The TLP-measured I-V curves of I/O cells with or without embedded SCR structure under PS-mode ESD stress are compared in Fig. 8 . From the measured results, the new proposed I/O cells with embedded SCR structure have lower switching voltage, lower clamping voltage level, smaller turn-on resistance, and higher ESD robustness, as compared with the traditional I/O cells. The It2 of I/O cell with embedded SCR structure under PS-mode ESD stress can be increased to ~3A. Therefore, the ESD level of I/O cell can be efficiently improved by inserting the embedded SCR structure in I/O cell. The TLP-measured I-V curves of the input pad under PS-mode ESD stress with or without silicide blocking on the input pMOS and nMOS devices are shown in Fig. 9 . The It2 of the input pad under PS-mode ESD stress with silicide blocking on pMOS and nMOS devices is ~3A, and that without silicide blocking is ~2A. Whereas, the embedded SCR structures are fully silicided in these I/O cells. For fully silicided process, the It2 is dropped because the input nMOS device can sustain less ESD current when the parasitic npn bipolar transistor is triggered on. 
C. ESD Robustness
To verify the ESD robustness of the new proposed ESD protection scheme, the output buffer of pMOS and nMOS in the output cell are individually controlled by the input cells. The SCR structure is embedded in each I/O cell. The humanbody-model (HBM) ESD robustness of the new proposed ESD protection scheme with embedded SCR structures I and II under different pin combinations is listed in Table I . The failure criterion is defined as 30% corresponding I-V curve shifting at 1-µA current bias. With the embedded SCR structure I, the ESD level of the I/O pads is 4.5kV, which is dominated by the I/O pad under PS-mode ESD stress. With the embedded SCR structure II, the ESD level of the I/O pads is 5.0kV, which is dominated by the I/O pad under NSmode ESD stress. From the failure analysis, the ESD damages of the I/O cells with embedded SCR structures under PS-mode and NS-mode ESD stresses are located at input or output nMOS device. 
